

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	1	11/022154	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:16
L3	1593	segment and data and byte and (link or path) and alignment and multiplex and (buffer or storage)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:28
L4	1418	3 and (@rlad<"20030131" or @ad<"20030131" or @ptad<"20030131")	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 14:08
L5	716	4 and ((frequency or bandwidth) same rate)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:29
L6	24	5 and (single with (read and write) adj port)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:30
L7	1	6 and (align\$).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:25
L8	12186	segment and data and byte and (link or path) and align\$7 and (buffer or storage)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:32
L9	10405	8 and (@rlad<"20030131" or @ad<"20030131" or @ptad<"20030131")	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:33
L10	51	9 and (scal\$5 with ((frequency or bandwidth) same rate))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:33
L11	0	10 and (single with (read and write) adj port)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:30
L12	0	10 and ((read and write) adj port)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:30

EAST Search History

L13	45	10 and ((read and write))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:33
L14	2212	segment and data and byte and (link or path) and ((align\$7) near data) and (buffer or storage)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:32
L15	69	segment and data and byte and (link or path) and ((align\$7) near data).ab. and (buffer or storage)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:32
L16	19	15 and (((frequency or bandwidth) same rate))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:33
L17	9	16 and ((read and write))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 10:33
L18	5	17 and (@rlad<"20030131" or @ad<"20030131" or @ptad<"20030131")	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:04
L19	1	hypertranspot and "spi-4"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:08
L20	1	10/684998	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:11
L21	397	(spi or system adj packet adj interface) and (hypertransport or ht)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:12
L22	163	21 and align\$6	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:12
L23	7	21 and (data same align\$6).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:20
L24	1	10/685231	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:20

EAST Search History

L25	259	21 and (@rlad<"20030131" or @ad<"20030131" or @ptad<"20030131")	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:33
L26	0	25 and aligner	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:33
L27	113	25 and align\$6	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:33
L28	45	25 and data with align\$6	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:34
L29	8	28 and "370"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2007/10/24 13:58

Day : Wednesday

Date: 10/24/2007

Time: 13:30:35

PALM INTRANET**Inventor Information for 10/685231**

Inventor Name	City	State/Country
GULATI, MANU	SAN FRANCISCO	CALIFORNIA
MOLL, LAURENT R.	SARATOGA	CALIFORNIA

[Appln Info](#)[Contents](#)[Petition Info](#)[Atty/Agent Info](#)[Continuity/Reexam](#)[Foreign](#)**Search Another: Application #** **or Patent#** **PCT /****or PG PUBS #** **Attorney Docket #** **Bar Code #**

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | Home page

Day : Wednesday

Date: 10/24/2007

Time: 13:30:40

PALM INTRANET**Inventor Name Search Result**

Your Search was:

Last Name = GULATI

First Name = MANU

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<u>09137583</u>	6175911	150	08/21/1998	METHOD AND APPARATUS FOR CONCURRENTLY EXECUTING MULTIPLICATION AND ITERATIVE OPERATIONS	GULATI, MANU
<u>09385186</u>	Not Issued	161	08/30/1999	APPARATUS AND METHOD FOR MAINTAINING AN ARCHITECTURAL STATUS REGISTER	GULATI, MANU
<u>10269666</u>	6912602	150	10/11/2002	SYSTEM HAVING TWO OR MORE PACKET INTERFACES, A SWITCH, AND A SHARED PACKET DMA CIRCUIT	GULATI, MANU
<u>10269922</u>	7206879	150	10/11/2002	SYSTEMS USING MIX OF PACKET, COHERENT, AND NONCOHERENT TRAFFIC TO OPTIMIZE TRANSMISSION BETWEEN SYSTEMS	GULATI, MANU
<u>10270016</u>	7227870	150	10/11/2002	SYSTEMS INCLUDING PACKET INTERFACES, SWITCHES, AND PACKET DMA CIRCUITS FOR SPLITTING AND MERGING PACKET STREAMS	GULATI, MANU
<u>10270029</u>	6748479	150	10/11/2002	SYSTEM HAVING INTERFACES AND SWITCH THAT SEPARATES COHERENT AND PACKET TRAFFIC	GULATI, MANU
<u>10356321</u>	6944719	150	01/31/2003	SCALABLE CACHE COHERENT DISTRIBUTED SHARED MEMORY PROCESSING SYSTEM	GULATI, MANU
<u>10356323</u>	Not	71	01/31/2003	Efficient routing of packet data in	GULATI, MANU

	Issued			a scalable processing resource	
<u>10356324</u>	Not Issued	71	01/31/2003	Processing of received data within a multiple processor device	GULATI, MANU
<u>10356346</u>	Not Issued	30	01/31/2003	Bandwidth allocation fairness within a processing system of a plurality of processing devices	GULATI, MANU
<u>10356348</u>	Not Issued	61	01/31/2003	Transmitting data from a plurality of virtual channels via a multiple processor device	GULATI, MANU
<u>10356390</u>	Not Issued	61	01/31/2003	Multiple processor integrated circuit having configurable packet-based interfaces	GULATI, MANU
<u>10356661</u>	Not Issued	41	01/31/2003	Packet data service over hyper transport link(s)	GULATI, MANU
<u>10421988</u>	Not Issued	41	04/23/2003	Smart routing between peers in a point-to-point link based system	GULATI, MANU
<u>10439297</u>	6941440	150	05/15/2003	ADDRESSING SCHEME SUPPORTING VARIABLE LOCAL ADDRESSING AND VARIABLE GLOBAL ADDRESSING	GULATI, MANU
<u>10675745</u>	Not Issued	71	09/30/2003	Management of received data within host device using linked lists	GULATI, MANU
<u>10684915</u>	7272151	150	10/14/2003	CENTRALIZED SWITCHING FABRIC SCHEDULER SUPPORTING SIMULTANEOUS UPDATES	GULATI, MANU
<u>10684989</u>	Not Issued	93	10/14/2003	TRANSPARENT DATA FORMAT WITHIN HOST DEVICE SUPPORTING DIFFERING TRANSACTION TYPES	GULATI, MANU
<u>10684998</u>	Not Issued	93	10/14/2003	APPARATUS AND METHOD TO RECEIVE AND DECODE INCOMING DATA AND TO HANDLE REPEATED SIMULTANEOUS SMALL FRAGMENTS	GULATI, MANU
<u>10685231</u>	Not Issued	30	10/14/2003	Apparatus and method to receive and align incoming data in a buffer to expand data width by utilizing a single write port memory device	GULATI, MANU
<u>10742060</u>	Not Issued	41	12/20/2003	Hypertransport/SPI-4 interface supporting configurable deskewing	GULATI, MANU

<u>10861624</u>	6941406	150	06/04/2004	SYSTEM HAVING INTERFACES AND SWITCH THAT SEPARATES COHERENT AND PACKET TRAFFIC	GULATI, MANU
<u>11069313</u>	Not Issued	30	03/01/2005	System having two or more packet interfaces, a switch, and a shared packet DMA circuit	GULATI, MANU
<u>11146449</u>	Not Issued	30	06/07/2005	System having interfaces and switch that separates coherent and packet traffic	GULATI, MANU
<u>11146450</u>	Not Issued	41	06/07/2005	Addressing scheme supporting variable local addressing and variable global addressing	GULATI, MANU
<u>11182123</u>	7171521	150	07/15/2005	COHERENT SHARED MEMORY PROCESSING SYSTEM	GULATI, MANU
<u>11717511</u>	Not Issued	30	03/13/2007	Systems using mix of packet, coherent, and noncoherent traffic to optimize transmission between systems	GULATI, MANU
<u>11786275</u>	Not Issued	30	04/11/2007	Receiving data from virtual channels	GULATI, MANU
<u>11803637</u>	Not Issued	25	05/15/2007	Systems including packet interfaces, switches, and packet DMA circuits for splitting and merging packet streams	GULATI, MANU
<u>60331789</u>	Not Issued	159	11/20/2001	Packet data service over hyper transport link(s)	GULATI, MANU
<u>60344713</u>	Not Issued	159	12/24/2001	Multi-function hypertransport devices	GULATI, MANU
<u>60348717</u>	Not Issued	159	01/14/2002	Hyper transport coupled distributed system host	GULATI, MANU
<u>60348777</u>	Not Issued	159	01/14/2002	Multi-function hypertransport devices	GULATI, MANU
<u>60380740</u>	Not Issued	159	05/15/2002	System on chip for networking	GULATI, MANU
<u>60419031</u>	Not Issued	160	10/16/2002	Processing of received data within a multiple processor device	GULATI, MANU
<u>60419032</u>	Not Issued	159	10/16/2002	Multiple processor integrated circuit having configurable packet-based interfaces	GULATI, MANU
<u>60419033</u>	Not Issued	159	10/16/2002	Scalable cache coherent distributed shared memory processing system	GULATI, MANU
<u>60419040</u>	Not	159	10/16/2002	Transmitting data from a plurality	GULATI, MANU

	Issued			of virtual channels via a multiple processor device	
<u>60419041</u>	Not Issued	159	10/16/2002	Packet data service over hypertransport links	GULATI, MANU
<u>60419042</u>	Not Issued	159	10/16/2002	Efficient routing of packet data in a scalable processing resource	GULATI, MANU
<u>60419043</u>	Not Issued	159	10/16/2002	Bandwidth allocation fairness within a processing system of a plurality of processing devices	GULATI, MANU
<u>60520166</u>	Not Issued	159	11/14/2003	Hyper transport/SPI-4 interface supporting configurable deskewing	GULATI, MANU

Inventor Search Completed: No Records to Display.

Search Another: Inventor

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | Home page

Day : Wednesday

Date: 10/24/2007

Time: 13:30:46

PALM INTRANET**Inventor Name Search Result**

Your Search was:

Last Name = MOLL

First Name = LAURENT

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<u>09264347</u>	6753878	150	03/08/1999	PARALLEL PIPELINED MERGE ENGINES	MOLL, LAURENT
<u>10356323</u>	Not Issued	71	01/31/2003	Efficient routing of packet data in a scalable processing resource	MOLL, LAURENT
<u>10356324</u>	Not Issued	71	01/31/2003	Processing of received data within a multiple processor device	MOLL, LAURENT
<u>10356348</u>	Not Issued	61	01/31/2003	Transmitting data from a plurality of virtual channels via a multiple processor device	MOLL, LAURENT
<u>10356390</u>	Not Issued	61	01/31/2003	Multiple processor integrated circuit having configurable packet-based interfaces	MOLL, LAURENT
<u>10356661</u>	Not Issued	41	01/31/2003	Packet data service over hyper transport link(s)	MOLL, LAURENT
<u>10684871</u>	Not Issued	61	10/14/2003	Hash and route hardware with parallel routing scheme	MOLL, LAURENT
<u>10684909</u>	7131020	150	10/14/2003	DISTRIBUTED COPIES OF CONFIGURATION INFORMATION USING TOKEN RING	MOLL, LAURENT
<u>10684915</u>	7272151	150	10/14/2003	CENTRALIZED SWITCHING FABRIC SCHEDULER SUPPORTING SIMULTANEOUS UPDATES	MOLL, LAURENT
<u>10684953</u>	Not Issued	41	10/14/2003	Hypertransport exception detection and processing	MOLL, LAURENT
<u>10685129</u>	7243172	150	10/14/2003	FRAGMENT STORAGE FOR DATA ALIGNMENT AND MERGER	MOLL, LAURENT
<u>10685376</u>	7218638	150	10/14/2003	SWITCH OPERATION SCHEDULING MECHANISM WITH CONCURRENT	MOLL, LAURENT

CONNECTION AND QUEUE SCHEDULING					
<u>10864609</u>	Not Issued	20	06/09/2004	Parallel pipelined merge engines	MOLL, LAURENT
<u>10941172</u>	Not Issued	61	09/15/2004	System and method for data transfer between multiple processors	MOLL, LAURENT
<u>11781726</u>	Not Issued	19	07/23/2007	VIRTUAL CORE MANAGEMENT	MOLL, LAURENT
<u>11786275</u>	Not Issued	30	04/11/2007	Receiving data from virtual channels	MOLL, LAURENT
<u>60331789</u>	Not Issued	159	11/20/2001	Packet data service over hyper transport link(s)	MOLL, LAURENT
<u>60344713</u>	Not Issued	159	12/24/2001	Multi-function hypertransport devices	MOLL, LAURENT
<u>60348717</u>	Not Issued	159	01/14/2002	Hyper transport coupled distributed system host	MOLL, LAURENT
<u>60348777</u>	Not Issued	159	01/14/2002	Multi-function hypertransport devices	MOLL, LAURENT
<u>60419031</u>	Not Issued	160	10/16/2002	Processing of received data within a multiple processor device	MOLL, LAURENT
<u>60419040</u>	Not Issued	159	10/16/2002	Transmitting data from a plurality of virtual channels via a multiple processor device	MOLL, LAURENT
<u>60419041</u>	Not Issued	159	10/16/2002	Packet data service over hypertransport links	MOLL, LAURENT
<u>60419042</u>	Not Issued	159	10/16/2002	Efficient routing of packet data in a scalable processing resource	MOLL, LAURENT
<u>60520166</u>	Not Issued	159	11/14/2003	Hyper transport/SPI-4 interface supporting configurable deskewing	MOLL, LAURENT
<u>10269666</u>	6912602	150	10/11/2002	SYSTEM HAVING TWO OR MORE PACKET INTERFACES, A SWITCH, AND A SHARED PACKET DMA CIRCUIT	MOLL, LAURENT R.
<u>10269922</u>	7206879	150	10/11/2002	SYSTEMS USING MIX OF PACKET, COHERENT, AND NONCOHERENT TRAFFIC TO OPTIMIZE TRANSMISSION BETWEEN SYSTEMS	MOLL, LAURENT R.
<u>10270016</u>	7227870	150	10/11/2002	SYSTEMS INCLUDING PACKET INTERFACES, SWITCHES, AND PACKET DMA CIRCUITS FOR SPLITTING AND MERGING	MOLL, LAURENT R.

				PACKET STREAMS	
<u>10270029</u>	6748479	150	10/11/2002	SYSTEM HAVING INTERFACES AND SWITCH THAT SEPARATES COHERENT AND PACKET TRAFFIC	MOLL, LAURENT R.
<u>10439297</u>	6941440	150	05/15/2003	ADDRESSING SCHEME SUPPORTING VARIABLE LOCAL ADDRESSING AND VARIABLE GLOBAL ADDRESSING	MOLL, LAURENT R.
<u>10439343</u>	Not Issued	61	05/15/2003	Addressing scheme supporting fixed local addressing and variable global addressing	MOLL, LAURENT R.
<u>10675745</u>	Not Issued	71	09/30/2003	Management of received data within host device using linked lists	MOLL, LAURENT R.
<u>10684872</u>	7096305	150	10/14/2003	PERIPHERAL BUS SWITCH HAVING VIRTUAL PERIPHERAL BUS AND CONFIGURABLE HOST BRIDGE	MOLL, LAURENT R.
<u>10684988</u>	Not Issued	41	10/14/2003	Peripheral bus transaction routing using primary and node ID routing information	MOLL, LAURENT R.
<u>10684989</u>	Not Issued	93	10/14/2003	TRANSPARENT DATA FORMAT WITHIN HOST DEVICE SUPPORTING DIFFERING TRANSACTION TYPES	MOLL, LAURENT R.
<u>10684998</u>	Not Issued	93	10/14/2003	APPARATUS AND METHOD TO RECEIVE AND DECODE INCOMING DATA AND TO HANDLE REPEATED SIMULTANEOUS SMALL FRAGMENTS	MOLL, LAURENT R.
<u>10685231</u>	Not Issued	30	10/14/2003	Apparatus and method to receive and align incoming data in a buffer to expand data width by utilizing a single write port memory device	MOLL, LAURENT R.
<u>10742060</u>	Not Issued	41	12/20/2003	Hypertransport/SPI-4 interface supporting configurable deskewing	MOLL, LAURENT R.
<u>10861624</u>	6941406	150	06/04/2004	SYSTEM HAVING INTERFACES AND SWITCH	MOLL, LAURENT R.

				THAT SEPARATES COHERENT AND PACKET TRAFFIC	
<u>11069313</u>	Not Issued	30	03/01/2005	System having two or more packet interfaces, a switch, and a shared packet DMA circuit	MOLL, LAURENT R.
<u>11146449</u>	Not Issued	30	06/07/2005	System having interfaces and switch that separates coherent and packet traffic	MOLL, LAURENT R.
<u>11146450</u>	Not Issued	41	06/07/2005	Addressing scheme supporting variable local addressing and variable global addressing	MOLL, LAURENT R.
<u>11279880</u>	Not Issued	30	04/15/2006	Improved Prefetch Hardware Efficiency via Prefetch Hint Instructions	MOLL, LAURENT R.
<u>11351058</u>	Not Issued	30	02/09/2006	Small and power-efficient cache that can provide data for background DMA devices while the processor is in a low-power state	MOLL, LAURENT R.
<u>11351070</u>	Not Issued	30	02/09/2006	Power conservation via DRAM access reduction	MOLL, LAURENT R.
<u>11416872</u>	Not Issued	30	05/02/2006	System and method for optimizing a memory controller	MOLL, LAURENT R.
<u>11435528</u>	Not Issued	30	05/17/2006	System and method for processing instructions in a computer system	MOLL, LAURENT R.
<u>11446897</u>	Not Issued	30	06/05/2006	Peripheral bus switch having virtual peripheral bus and configurable host bridge	MOLL, LAURENT R.
<u>11450103</u>	Not Issued	30	06/09/2006	System and method for conserving power	MOLL, LAURENT R.
<u>11543549</u>	Not Issued	30	10/04/2006	Cache instructions with hierarchy control	MOLL, LAURENT R.

[Search and Display More Records.](#)

Search Another: Inventor	Last Name	First Name
	<input type="text" value="MOLL"/>	<input type="text" value="LAURENT"/>
	<input type="button" value="Search"/>	

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | Home page